1. N. Shirazi, A. Walters, and P. Athanas, “Quantitative analysis of floating point arithmetic on FPGA-based custom computing machines,” in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, D. A. Buell and K. L. Pocek, Eds., Napa, CA, Apr. 1995, pp. 155–163.
2. J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier, “A flexible floatingpoint format for optimizing data-paths and operators in FPGA based DSPs,” in ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, February 2002, ACM SIGDA, pp. 50–55, ACM Press.
3. W. Ligon, S. McMillan, G. Monn, K. Schoonover, F. Stivers, and K. Underwood, “A reevaluation of the practicality of floating-point operations on FPGAs,” in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’ 98), Kenneth L. Pocek and Jeffrey M. Arnold, Eds. IEEE Computer Society, April 1998, pp. 206–215, IEEE Computer Society Press.
4. B. Hutchings and B. Nelson, “Giga op DSP on FPGA,” in Proceedings of ICASSP 2001, May 2001.
5. B. Nelson, “Configurable computing and sonar processing-architectures and implementations,” in ASILOMAR 2001, November 2001.