1. Agarwal AB, Blaauw D, Zolotov V, Sundareswaran S, Zhao M, Gala K, Panda R (2002) Path-based statistical timing analysis considering inter- and intra-die correlations. In: Proc 2002 TAU (ACM/IEEE workshop on timing issues in the specification and synthesis of digital systems), Monterey, CA, December 2002, pp 16–21
2. Agarwal AB, Blaauw D, Zolotov V, Vrudhula S (2003a) Computation and refinement of statistical bounds on circuit delay. In: Proc. 2003 design automation conference, Anaheim, CA, June 2003, pp 348–353
3. Agarwal A, Blaauw D, Zolotov V (2003b) Statistical timing analysis for intra-die process variations with spatial correlations. In: IEEE international conference on computer-aided design, San Jose, CA, November 2003, pp 900–907
4. Agarwal A, Chopra K, Blaauw D, Zolotov V (2005) Circuit optimization using statistical timing analysis. In: Proc 2005 design automation conference, Anaheim, CA, June 2005, pp 321–324
5. Bard K, Dewey B, Hsu M, Mitchell T, Moody K, Rao V, Rose R, Soreff J, Washburn S (2007) Transistor-level tools for high-end processor custom circuit design at IBM. Proc IEEE 95(3):530–554