Author:
Chen YingMei,Wang ZhiGong,Zhang Li
Publisher
Springer Science and Business Media LLC
Reference14 articles.
1. Razavi B. Challenges in the design high-speed clock and data recovery circuits. IEEE Commun Mag, 2002, 40: 94–101
2. Rogers J E, Long J R. A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18-μm CMOS. IEEE J Solid State Circuits, 2002, 37: 1781–1789
3. Sato F, Tezuka H, Soda M, et al. A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip using a super self-aligned selectively grown SiGe base (SSSB) bipolar transistor. IEEE J Solid State Circuits, 1996, 31: 1451–1457
4. Soda M, Shiori S, Morikawa T, et al. A 2.5-Gb/s one-chip receiver module for Gigabit-To-The-Home (GTTH) system. In: Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, San Diego, USA, 1999. 273–276
5. Soliman S, Yuan F, Raahemifar K. An overview of design techniques for CMOS phase detectors. In: 2002 IEEE International Symposium on Circuits and Systems, Scottsdale, USA, 2002. 457–460
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献