Author:
Li XiaYu,Jia Song,Liu LiMin,Wang Yuan,Zhang GangGang
Publisher
Springer Science and Business Media LLC
Reference20 articles.
1. Hwang Y T, Lin J F, Sheu M H. Low-power pulse-triggered flip-flop design with conditional pulse-enhancement scheme. IEEE Trans VLSI Syst, 2011, 6: 1–5
2. Alioto M, Consoli E, Palumbo G. Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part I-methodology and design strategies. IEEE Trans VLSI Syst, 2011, 19: 725–736
3. Markovic D, Nikolic B, Brodersen R W. Analysis and design of low-energy flip-flops. In: International Symposium on Low Power Electronics and Design. Huntington Beach, 2001. 52–55
4. Consoli E, Palumbo G, Pennisi M. Reconsidering high-speed design criteria for transmission-gate-based master-slave flip-flops. IEEE Trans VLSI Syst, 2011, 13: 1–12
5. Steven K H, Mathew S K, Anders M A, et al. A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS. IEEE J Solid-St Circ, 2006, 41: 256–264
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of Low-power Quad-edge-triggered Flip-flop at Switch Level;2022 4th International Conference on Intelligent Control, Measurement and Signal Processing (ICMSP);2022-07-08
2. Design of Digital FIR Filters for Low Power Applications;Intelligent Computing in Engineering;2020
3. Low-power pulsed hybrid flip-flop based on a C-element;AEU - International Journal of Electronics and Communications;2014-09