Author:
Liao Kai,Cui Xiaoxin,Liao Nan,Wang Tian,Yu Dunshan,Cui Xiaole
Publisher
Springer Science and Business Media LLC
Reference24 articles.
1. Chen K T, Fujita T, Hara H, et al. A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptivecoupling configuration in 40 nm CMOS. In: Proceedings of IEEE Internation Solid-State Circuits Conference, San Francisco, 2011. 338–340
2. Kawaguchi H, Sakurai T. A reduced clock-swing flip-flop (RCSFF) for 63% power reduction. IEEE J Solid-State Circ, 1998, 33: 807–811
3. Alioto M, Consoli E, Palumbo G. Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part II. IEEE Trans Very Large Scale Integr (VLSI) Syst, 2011, 19: 737–750
4. Giacomotto C, Nedovic N, Oklobdzija V G. The effect of the system specification on the optimal selection of clocked storage elements. IEEE J Solid-State Circ, 2007, 42: 1392–1404
5. Furuta J, Hamanaka C, Kobayashi K, et al. A 65 nm bistable cross-coupled dual modular redundancy flip-flop capable of protecting soft errors on the c-element. In: Proceedings of VLSI Circuits Symposium, Honolulu, 2010. 123–144