Author:
Shen WeiXiang,Cai YiCi,Hong XianLong,Hu Jiang,Lu Bing
Publisher
Springer Science and Business Media LLC
Reference21 articles.
1. Ting H C, Yu C H, Jan M H, et al. Zero skew routing with minimum wirelength. IEEE Trans Circuit-II, 1992, 39(11): 799–814
2. Cong J, Cheng K K. Minimum-cost bounded-skew clock routing. In: IEEE Symposium on Circuits and Systems, Seattle, WA, USA. 1995. 215–218
3. Tsao C W A, Koh C-K. UST/DME: a clock tree routing for general skew constraints. In: IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, USA. 2000. 400–405
4. Cai Y C, Xiong Y, Hong X L, et al. Reliable clock tree routing algorithm with process variation tolerance. Sci China Ser F-Inf Sci, 2005, 48(5): 670–680
5. Zhu Q, Wayne Wei-Ming Dai. Planar clock routing for high performance chip and package co-design. IEEE Trans VLSI Syst, 1996, 4(2): 210–226
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献