Author:
Wong Hei,Dong Shurong,Chen Zehua
Publisher
Springer Science and Business Media LLC
Reference6 articles.
1. Walker A J, Puchner H, Dhanraj S P. High-voltage CMOS ESD and the safe operating area. IEEE Trans Electron Devices, 2009, 56: 1753–1760
2. Wong H, Dong S, Chen Z. On the ESD protection and nonfatal ESD strike on nano CMOS devices. In: Proceedings of IEEE 31st International Conference on Microelectronics, 2019. 3–8
3. Wu J, Rosenbaum E. Gate oxide reliability under ESD-like pulse stress. IEEE Trans Electron Dev, 2004, 51: 1528–1532
4. Wong H, Cheng Y C. Generation of interface states at the silicon/oxide interface due to hot-electron injection. J Appl Phys, 1993, 74: 7364–7368
5. Ren Z X, An X, Li G S, et al. Layout dependence of totalionizing-dose response in 65-nm bulk Si pMOSFET. Sci China Inf Sci, 2021, 64: 129401
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. ESD Damage Model of Spacecraft MOS Devices under Arc Discharge;2023 5th International Conference on System Reliability and Safety Engineering (SRSE);2023-10-20