Author:
Kort Iskander,Tahar Sofiene,Curzon Paul
Publisher
Springer Berlin Heidelberg
Reference18 articles.
1. Lect Notes Comput Sci;M.D. Aagaard,1993
2. Lect Notes Comput Sci;M.D. Aagaard,1999
3. S. Balakrishnan and S. Tahar. A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs. In Proceedings IEEE 9th Great Lakes Symposium on VLSI, Ann Arbor, Michigan, USA, March 1999, pages 284–287.
4. F. Corella, Z. Zhou, X. Song, M. Langevin, and E. Cerny. Multiway Decision Graphs for Automated Hardware Verification. Formal Methods in System Design, 10(1):7–46, 1997.
5. P. Curzon, S. Tahar, and O. Ait-Mohamed. Verification of the MDG Components Library in HOL. In J. Grundy and M. Newey, editors, Theorem Proving in Higher Order Logics:Emerging Trends, pages 31–45, Australian National University, 1998.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献