1. S. Balakrishnan A Hierarchical Approach to the Formal Verification of Embedded Systems Using MDGs. Master’s Thesis, Concordia University, Department of Electrical and Computer Engineering, November 1999. 283
2. Lect Notes Comput Sci;D. Beauquier,1997
3. Lect Notes Comput Sci;E. Cerny,1997
4. F. Corella, Z. Zhou, X. Song, M. Langevin and E. Cerny. Multiway Decision Graphs for Automated Hardware Verification. Formal Methods in System Design, Vol. 10, February 1997, pp. 7–46. 280, 282
5. G. Del Castillo. The ASM Workbench: A Tool Environment for Computer-Aided Analysis and Validation of Abstract State Machine Models. Ph.D. Thesis, Heinz Nixdorf Institute, Paderborn, Germany, 2000. 279, 280