1. Lect Notes Comput Sci;M. Vasilko,1996
2. M. Kaul and R. Vemuri, “Optimal temporal partitioning and synthesis for reconfigurable architectures,” in Design, Automation and Test in Europe Conference, (Paris, France), Feb. 23–26, 1998.
3. K. M. GajjalaPurna and D. Bhatia, “Temporal partitioning and scheduling for reconfigurable computing,” (Napa, CA), pp. 329–330, Apr. 15–17, 1998.
4. K. Bazargan, R. Kaster, and M. Sarrafzadeh, “3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems,” in Proceedings of the IEEE Workshop on Rapid System Prototyping (RSP’99), (Clearwater, FL, USA), June 16–18, 1999.
5. Lect Notes Comput Sci;M. Vasilko,1999