Author:
Nakamura Hiroshi,Kondo Masaaki,Boku Taisuke
Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. D. Burger, J. Goodman, and A. Kagi, “Memory Bandwidth Limitation of Future Microprocessor”, Proc. 23rd Int’l Symp. on Computer Architecture, pp.78–89, 1996
2. D. Callahan and A. Porterfield, “Data Cache Performance of Supercomputer Applications”, Proc. of Supercomputing’ 91, pp.564–572, 1990.
3. M. Lam, E. Rothberg and M. Wolf, “The cache performance and optimizations of Blocked Algorithms”, Proc. ASPLOS-IV, pp.63–74, 1991
4. S. Coleman and K.S. McKinley, “Tile size selection using cache organization and data layout”, Proc. of PLDI’95, pp.279–289, June 1995.
5. P. Panda, H. Nakamura, N. Dutt and A. Nicolau, “Augmenting Loop Tiling with Data Alignment for Improved Cache Performance”, IEEE Transactions on Computers, Vol 48,No. 2, pp.142–149, 1999