Author:
Kannan Parivallal,Bhatia Dinesh
Publisher
Springer Berlin Heidelberg
Reference17 articles.
1. Sudip K. Nag and R.A. Rutenbar, “Performance-Driven Simultaneous Placement and Routing for FPGAs,” IEEE Transactions on CAD, June 1998.
2. Vaughn Betz and Jonathan Rose, “VPR: A New Packing, Placement and Routing Tool for FPGA Research,” in Field-Programmable Logic and Applications, Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner, Eds. September 1997, pp. 213–222, Springer-Verlag, Berlin.
3. Y. Sankar and J. Rose, “Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs,” in A CM Symp. on FPGAs. ACM, 1999, pp. 157–166.
4. Wei Li, “Routability Prediction for Hierarchical FPGAs,” in Proc. Great Lakes Symposium on VLSI, 1999.
5. S. Brown, J. Rose, and Z.G. Vranesic, “A Detailed Router for Field Programmable Gate Arrays,” IEEE Transactions on CAD, May 1992.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献