1. Hoekstra, J. — Junction Charge-coupled Devices for Bit-level Systolic Arrays, Proc. of 1st Int. Workshop on Systolic Arrays, Oxford 1986
2. Evans, R.A., McCanny, J.V., Mc Whirter, J.G., McCabe, A., Wood, D., Wood, K.W. — A CMOS Implementation of Systolic Multibit Convolver Chip, Proc. VLSI 83 (Trondheim, Norway), 1983, pp. 227–236
3. Kung, H.T., Leiserson, C. — Systolic Arrays (for VLSI), Sparse Matrix Proc., Duff, I.S., Stewart, G.W. (ed.), 1978, pp. 258–282
4. McCanny, J.V., Evans, R.A., McWhirter, J.G. — Unidirectional Data Flow Applied to Bit Level Systolic Arrays for Correlation/Convolution, Proc. 1st Int. Workshop on Systolic Arrays, Oxford 1986
5. McWhirter, J.G., Wood, D., Wood, K.W., Evans, R.A., McCanny, J.V., McCabe, A.P.N. — Multi-bit Convolution Using a Bit Level Systolic Array, IEEE Trans. Circuits and Systems, 32, 1985, pp. 95–99