1. M.S. Abadir, and H.K. Reghbati, “Functional Testing of Semiconductor Random Access Memories,” ACM Computing Surveys, 15 (3), pp. 175–198, Sept. 1983.
2. J. A. Abraham, “Fault Modeling in VLSI,” in VLSI Testing, Edited by T.W. Williams, vol. 5, North-Holland, pp. 1–27, 1986.
3. V.D. Agrawal, “Synchronous Path Analysis in MOS Circuit Simulator,” Proc. of 19th Design Automation Conf., June 1982, pp. 629–635.
4. H.B. Bakoglu and J.D. Meindel, “Optimal Interconnection Circuits for VLSI,” IEEE Transactions on Electron Devices, vol. ED-32, no. 5, pp. 903–909, May 1985.
5. P. Banerjee and J.A. Abraham, “Characterization and Testing of Physical Failures in MOS Logic Circuits,” IEEE Design & Test of Computers, vol. 1, pp. 76–86, August 1984.