1. W.G. Ansley, “Computation of Integrated-Circuit Yield From the Distribution of Slice Yields for the Individual Devices,” IEEE Trans. Electron Devices, Vol. ED-15, pp. 405–406, June 1968.
2. J. Bernard, “The IC Yield Problem: A Tentative Analysis for MOS/SOS Circuits,” IEEE Trans. Electron Devices, vol. ED-25, no.8, pp.939–944, Aug. 1978.
3. H. Bolouri and M. Lea, “ULSI and WSI Yield Estimation: An Empirical Approach” in Yield Modelling and Defect Tolerance in VLSI, (edited by W. Moore, W. Maly, A. Strojwas), Adam Hilger, 1988.
4. R.P. Cenker et al., “A Fault Tolerant 64K Dynamic Random Access Memory,” IEEE Trans. Electron Devices, vol. ED-26, no. 6, pp. 853–860, June 1979.
5. I. Chen and A.J. Strojwas, “Realistic Yield Simulation for VLSIC Structural Failures”, IEEE Transactions on CAD of ICAS, (CAD—6), 1987.