1. Agarwal, A., “Performance tradeoffs in multithreaded processors”; IEEE Trans. on Parallel and Distributed Systems, vol. 3, no. 5, pp. 525–539, 1992.
2. Agrawal, A., Lim, B-H., Kranz, D., Kubiatowicz, J., “April: a processor architecture for multiprocessing”; Proc. 17-th Annual Int. Symp. on Computer Architecture, pp. 104–114, 1990.
3. Alverson, R., Callahan, D., Cummings, D., Koblenz, B., Posterfield, A., Smith, B., “The Tera computer system”; Proc. Int. Conf. on Supercomputing, Amsterdam, The Netherlands, pp. 1–6, 1990.
4. Boland, K., Dolles, A., “Predicting and precluding problems with memory latency”; IEEE Micro, vol. 14, pp. 59–67, 1994.
5. Boothe, B., Ranade, A., “Improved multithreading techniques for hiding communication latency in multiprocessors”; Proc. 19-th Annual Int. Symp. on Computer Architecture, pp. 214–223, 1992.