1. SIA International Semiconductor Roadmap, Semiconductor Industry Association (2001).
2. Zenasis, ‘‘Design Optimization with Automated Flex-Cell Creation,’’ in Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design, D. Chinnery and K. Keutzer eds, Kluwer Academic Publishers, ISBN 1-4020-7113-2, 2002.
3. Detjens, E., Gannot, G., Rudell, R., Sangiovanni-Vinccentelli, A.L. and Wang, A. Technology Mapping in MIS. Proceedings of ICCAD (1987) 116-119.
4. Reis, A.; Robert, M.; Auvergne, D. and Reis, R. (1995) Associating CMOS Transistors with BDD Arcs for Technology Mapping. Electronic Letters, Vol. 31, No 14 (July 1995).
5. Reis, A., Reis, R., Robert, M., Auvergne, D. Library Free Technology Mapping. In: VLSI: Integrated Systems on Silicon, Chapman-Hall (1997) pg. 303-314.