Author:
Aarts Annemarie C. T.,Tajic Alireza
Reference37 articles.
1. A. Aarts, N. D’Halleweyn, R. van Langevelde, A surface-potential-based high-voltage compact LDMOS transistor model, IEEE Trans. Electron Devices 52, 999–1007 (2005)
2. A.C.T. Aarts, W.J. Kloosterman, Compact modeling of high-voltage LDMOS devices including quasi-saturation. IEEE Trans. Electron Devices 53, 897–902 (2006)
3. A.C.T. Aarts, M.J. Swanenberg, W.J. Kloosterman, Modelling of high-voltage SOI-LDMOS transistors including self-heating, Simulation of Semiconductor Processes and Devices (Springer-Verlag, Wien New York, 2001), pp. 246–249
4. A.C.T. Aarts, A. Tajic (2006) MOS Model 20, Level 2002, Unclassified Technical Note, PR-TN-2005/00406, Philips Electronics Nederland B.V., Eindhoven, http://www.nxp.com/models/hv_models/model20/
5. A.C.T. Aarts, R. van der Hout, J.C.J. Paasschens, A.J. Scholten, M.B. Willemsen, D.B.M. Klaassen, New fundamental insights into capacitance modeling of laterally nonuniform MOS devices, IEEE Trans. Electron Devices 53, 270–278 (2006)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献