1. L. Hammond, B. A. Nayfeh, and K. Olukotun, “A single-chip multiprocessor,” In IEEE Computer, vol. 30, pp. 79-85, 1997
2. K. Olukotun, B. Nayfeh, L. Hammond, K. Wilson, and K. Y. Chang, “The Case for a Single-Chip Multiprocessor,” in Proceedings of the 7th International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
3. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, “Introduction to the Cell Multiprocessor,” IBM Journal of Research and Development, vol. 49, pp. 589-604, 2005.
4. P. Kongetira, K. Aingaran, and K. Olukotun, “Niagara: a 32-way multithreaded Sparc processor,” in IEEE Micro, vol. 25, pp. 21-29, 2005.
5. Intel Corporation, “Intel Develops Tera-Scale Research Chips,” http://www.intel.com/pressroom/archive/releases/20060926corp_b.htm , September 26, 2006.