1. J.T. Evans, R. Womack, An experimental 512-bit nonvolatile memory with ferroelectric storage cell. IEEE J. Solid State Circuits 23(5), 1171–1175 (Oct 1989)
2. R. Womack, D. Tolsch, A 16kb ferroelectric nonvolatile memory with a bit parallel architecture, in ISSCC Dig. Tech. Papers, Feb 1989, pp. 242–243
3. T. Sumi, N. Moriwaki, G. Nakane, T. Nakakuma, Y. Judai, Y. Uemoto, Y. Nagano, S. Hayashi, M. Azuma, E. Fujii, S. I. Katsu, T. Otsuki, L. McMillan, C. Paz de Araujo G. G. Kano, A 256kb nonvolatile ferroelectric memory at 3V and 100ns, in ISSCC Dig. Tech. Papers, Feb 1994, pp. 268–269
4. H.P. McAdams, R. Acklin, T. Blake, X.H. Du, J. Eliason, J. Fong, W. F. Kraus, D. Liu, S. Madan, T. Moise, S. Natarajan, N. Qian, Y. Qiu, K.A. Remack, J. Rodriguez, J. Roscher, A. Seshadri, S.R. Summerfelt. A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process. IEEE J. Solid Sate Circuits 39(4), 1625–1634, 667–677 (Apr 2004)
5. Y.K. Hong, D.J. Jung, S.K. Kang, H.S. Kim, J.Y. Jung, H.K. Koh, J.H. Park, D.Y. Choi, S.E. Kim, W.S. Ann, Y.M. Kang, H.H. Kim, J.-H. Kim, W.U. Jung, E.S. Lee, S.Y. Lee, H.S. Jeong, K. Kim, 130 nm-technology, 0.25 um2, 1T1C FRAM cell for SoC (system-on-a-chip)-friendly applications, in Symposium on VLSI Technology Dig. Tech. Papers, June 2007, pp. 230–231