Author:
Figueras Joan,Rodríguez-Montañés Rosa,Arumí Daniel
Reference49 articles.
1. Aitken RC (2002) Test generation and fault modeling for stress testing. International symposium on quality electronic design, pp 95–99
2. Arumí D, Rodríguez-Montañés R, Figueras J (May 2005) Defective behaviours of resistive opens in interconnect lines. European test symposium, pp 28–33
3. Arumí D, Rodríguez-Montañés R, Figueras J (Jan 2008a) Experimental characterization of CMOS interconnect open defects. IEEE Trans Comput-Aided Des Integr Circuits Sys 27(1):123–136
4. Arumí D, Rodríguez-Montañés R, Figueras J, Eichenberger S, Hora C, Kruseman B (2008b) Full open defects in nanometric CMOS. VLSI test symposium, pp 119–124
5. Arumí D, Rodríguez-Montañés R, Figueras J (2008c) Delay caused by resistive opens in interconnecting lines, accepted for publication in Integration, the VLSI Journal,
http://dx.doi.org/10.1016/j.vlsi.2008.11.001