1. B.-G. Lee et al., “A 14 b 100 MS/s Pipelined ADC with a Merged Active S/H and First MDAC”, ISSCC Dig. Tech. Papers, pp. 248–249, Feb. 2008.
2. A. van Roermund et al., “Smart AD and DA Converters”, Proc. ISCAS, pp. 4062–4065, May 2005.
3. H. Van de Vel, B. Buter, H. van der Ploeg, M. Vertregt, G. Geelen and E. Paulus, “A 1.2 V 250 mW 14b 100MS/s Digitally Calibrated Pipeline ADC in 90 nm CMOS”, VLSI Circuits Symp. Dig., pp. 74–75, Jun. 2008.
4. H. Van de Vel, B.A.J. Buter, H. van der Ploeg, M. Vertregt, G.J.G.M. Geelen and E.J.F. Paulus, “A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS”, IEEE J. Solid-State Circuits, vol. 44, pp. 1047–1056, Apr. 2009.
5. S.H. Lewis and P.R. Gray, “A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter”, IEEE J. Solid-State Circuits, vol. SC-22, pp. 954–961, Dec. 1987.