1. Fonseca M, Costa E, Martins J (2011) Implementation of pipelined butterflies from Radix-2 FFT with decimation in time algorithm using efficient adder compressors. Proceedings of 2nd IEEE Latin American Symposium on Circuits and Systems (LASCAS)
2. Takala T, Punkka K (2005) Butterfly unit supporting Radix-4 and Radix-2 FFT. Proceedings of the 2005 International TICSP Workshop on Spectral Methods and Multirate Signal Processing, SMMSP 2005 30:47–54
3. Costa E, Monteiro J, Bampi S (2003) Gray encoded arithmetic operators applied to FFT and FIR dedicated datapaths. In: 12th International Conference on Very Large Scale Integration (VLSI-SoC), pp 307–312
4. Laguri N, Anusudha K (2014) VLSI implementation of efficient split radix FFT based on distributed arithmetic. In: IEEE Intonference on Green Computing Communication and Electrical Engineering (ICGCCEE), pp 1–5
5. Lin J, Chung H (2013) The split-radix fast Fourier transforms with radix-4 butterfly units. In: IEEE Signal and Information Processing Association Annual Summit and Conference (APSIPA), pp 1–5