1. J. P. Shen, W. Maly, and F. J. Ferguson, “Inductive Fault Analysis of MOS Integrated Circuits, ” IEEE Design and Test, Vol. 2, No. 6, pp. 13-36, Dec. 1985.
2. R. Rodriguez-Montanes, E. Bruls, and J. Figueras, “Bridging Defects Resistance Measurements in a CMOS Process”, Proc. IEEE International Test Conf., pp. 892-896, 1992.
3. R. C. Aitken, “New Defect Behavior at 130nm and Beyond”, European Test Symposium, May 2004.
4. M. Tripp, comments at Defect Based Testing Workshop, Monterey, CA, April 2001.
5. R. Rodrigues-Montanes, P. Volf, J. Pineda de Gyvez, “Resistance Characterization for Weak Open Defects”, IEEE Design and Test, Vol. 19, No. 5, pp. 18-26, Sept. -Oct. 2002.