1. M. Sachdev, “A Realistic Defect Oriented Testability Methodology for Analog Circuits”, Journal of Electronic Testing: Theory and Applications, vol. 6, no. 3, pp. 265-276, June 1995.
2. A. Grochowski, D. Bhattacharya, T. Viswanathan, K. Laker, “Integrated Circuit Testing for Quality Assurance in Manufacturing: History, Current Status, and Future Trends”, IEEE Trans. on Circuits and Systems-II, vol. 44, no. 8, August 1977.
3. P. Fasang, D. Mullins, T. Wong, “Design for Testability for Mixed Analog/Digital ASICs, ” Proc. of IEEE Custom Integrated Circuits Conf., pp. 16. 5. 1-5. 4, May 1988.
4. M. Ohletz, “Hybrid Built-In Self-Test (HBIST) for Mixed Analogue/Digital Integrated Circuits”, Proc. of European Test Conf., 1991.
5. C. Pan, K. Cheng, “Test generation for linear time-invariant analog circuits, ” IEEE Trans. on Circuits and Systems-II, vol. 46, no. 5, pp. 554-564, May 1999.