Author:
Kim Seongjae,Seo Juhyung,Choi Junhwan,Yoo Hocheon
Abstract
AbstractVertical three-dimensional (3D) integration is a highly attractive strategy to integrate a large number of transistor devices per unit area. This approach has emerged to accommodate the higher demand of data processing capability and to circumvent the scaling limitation. A huge number of research efforts have been attempted to demonstrate vertically stacked electronics in the last two decades. In this review, we revisit materials and devices for the vertically integrated electronics with an emphasis on the emerging semiconductor materials that can be processable by bottom-up fabrication methods, which are suitable for future flexible and wearable electronics. The vertically stacked integrated circuits are reviewed based on the semiconductor materials: organic semiconductors, carbon nanotubes, metal oxide semiconductors, and atomically thin two-dimensional materials including transition metal dichalcogenides. The features, device performance, and fabrication methods for 3D integration of the transistor based on each semiconductor are discussed. Moreover, we highlight recent advances that can be important milestones in the vertically integrated electronics including advanced integrated circuits, sensors, and display systems. There are remaining challenges to overcome; however, we believe that the vertical 3D integration based on emerging semiconductor materials and devices can be a promising strategy for future electronics.
Funder
Shanghai Jiao Tong University
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Electronic, Optical and Magnetic Materials
Reference121 articles.
1. D. Laws, 13 sextillion & counting: the long & winding road to the most frequently manufactured human artifact in history. https://computerhistory.org/blog/13-sextillion-counting-the-long-winding-road-to-the-most-frequently-manufactured-human-artifact-in-history
2. A. Hirata, K. Nakanishi, M. Nozoe, A. Miyoshi, The cross charge-control flip-flop: a low-power and high-speed flip-flop suitable for mobile application SoCs. Digest of Technical Papers, 2005 Symposium on VLSI Circuits, Kyoto, Japan, (July, 2005). https://doi.org/10.1109/VLSIC.2005.1469392
3. A. Ortiz-Conde, F.G. Sanchez, Multi-gate 3-D SOI MOSFETs as the mainstream technology in high speed CMOS applications. The 11th IEEE International Symposium on Electron Devices for Microwave and Optoelectronic Applications, Orlando, FL, USA, (January, 2003). https://doi.org/10.1109/EDMO.2003.1260004
4. R. Wodnicki, G.W. Roberts, M.D. Levine, A foveated image sensor in standard CMOS technology. Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, Santa Clara, CA, USA (August, 1995). https://doi.org/10.1109/CICC.1995.518202
5. J. Nakamura, S. Kemeny, E. Fossum, CMOS active pixel image sensor with simple floating gate pixels. IEEE Trans. Electron Devices 42(9), 1693–1694 (1995). https://doi.org/10.1109/16.405286
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献