1. Loiseau L (2001) Methodology design reuse. Miranda Technologies Inc., Canada
2. International Technology Roadmap for Semiconductors (2001). http://www.itrs.net/Links/2001ITRS/Home.htm
3. Merchant SG, Peterson GD (2010) Evolvable block-based neural network design for applications in dynamic environments. J VLSI Des. doi: 10.1155/2010/251210
4. Wolf DF et al (2001) Using embedded processors in hardware models of artificial neural networks. In: Proceeding of the Brazilian symposium of intelligent automation, Canela, Brazil
5. Uker A, Alkar AZ (2006) HW/SW codesign of FPGA-based neural networks. In: Fifteenth Turkish symposium on artificial intelligence and neural networks. TAINN