1. Appenzeller, J., Knoch, J., Björk, M.T., Riel, H., Schmid, H., Riess, W.: Toward nanowire electronics. IEEE Trans. Electron Devices 55(11), 2827–2845 (2008)
2. Mertens, H., Ritzenthaler, R., Pena1, V., Santoro1, G., Kenis, K. et al.: Vertically stacked gate-all-Around Si nanowire transistors: key process optimizations and ring oscillator demonstration. In: IEDM Tech. Dig., pp. 828–831 (2017)
3. Mertens, H., Barraud, R.S., Lapras, V., Previtali, B., Samson, M.P., Lacord, J., Martinie, S., Jaud, M.-A., Athanasiou, S., Triozon, F., Rozeau, O., Hartmann, J.M., Vizioz, C., Comboroure, C., Andrieu, F., Barbé, J.C., Vinet, M., Ernst, T.: Performance and design considerations for gate-all-around stacked-nanowires FETs. In: IEDM Tech. Dig., pp. 677–680 (2017)
4. Mertens, H., Ritzenthaler, R., Hikavyy, A., Kim, M.S., Tao, Z., Wostyn, K., Chew, S.A., De Keersgieter, A., Mannaert, G., Rosseel, E., Schram, T., Devriendt, K., Tsvetanova, D., Dekkers, H., Demuynck, S., Chasin, A., Van Besien, E., Dangol, A., Godny, S., Douhard, B., Bosman, N., Richard, O., Geypen, J., Bender, H., Barla, K., Mocuta, D., Horiguchi, N., Thean, A.V-Y.: Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates. In: Symp. VLSI Tech. Dig., pp. 158–159 (2016)
5. Mertens, H., Ritzenthaler, R., Chasin, A., Schram, T., Kunnen, E., et al.: Vertically stacked gate-all-around Si nanowire CMOS transistors with dual work function metal gates. In: IEDM Tech. Dig., pp. 524–527 (2016)