1. Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.-J., Bokor, J., Chenming, H.: FinFET—a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans. Electron Devices 47(12), 2320–2325 (2000)
2. Choi, J.A., Kwon, L., You, S.J., Lee, Y.-J., Soo, Y.L., Geon, U.L., Lee, S.-H., Min, C.S., Kim, D.-C., Young, M.L., Su, G.B., Yang, J.-H., Shigenobu, M., Lee, N., Kang, H., Suh, K.-P.: Large scale integration and reliability consideration of triple gate transistors. In: IEEE Technical Digest of International Electron Devices Meeting (IEDM), pp. 647–650 (2004)
3. Yu, Z., Chang, S., Wang, H., He, J., Huang, Q.: Effects of Fin shape on sub-10 nm FinFETs. J. Comput. Electron. 14, 515–523 (2015)
4. Abraham, D., George, A., Gopinadh, D.: Effect of Fin shape on GIDL and subthreshold leakage currents. Int. J. Sci. Technol. Eng. 1(10), 135–145 (2015)
5. Anand, Sunny, Sarin, R.K.: An analysis on Am bipolar reduction techniques for charge plasma based tunnel field effect transistors. J. Nanoelectron. Optoelectron. 11(4), 543–550 (2016)