1. Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.-J., Bokor, J., Chenming, H.: FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Trans. Electron Dev. 47(12), 2320–2325 (2000)
2. Park, J.-T., Colinge, J.: Multiple-gate SOI MOSFETs: device design guidelines. IEEE Trans. Electron Dev. 49(12), 2222–2229 (2002)
3. Choi, J.A., Kwon, L., You, S.J., Lee, Y.-J., Soo, Y.L., Geon, U.L., Lee, S.-H., Min, C.S., Kim, D.-C., Young, M.L., Su, G.B., Yang, J.-H., Shigenobu, M., Lee, N., Kang, H., Suh, K.-P.: Large scale integration and reliability consideration of triple gate transistors. In: IEEE Technical Digest of International Electron Devices Meeting (IEDM), 647–650 (2004)
4. James, D.: Intel Ivy Bridge unveiled—the first commercial tri-gate, high-k, metal-gate CPU. In: Custom Integrated Circuits Conference (CICC), 2012 IEEE, San Jose, 1–4 (2012)
5. http://www.itrs.net/Links/2013ITRS/Summary2013.htm