1. Mandelman, J.A., Dennard, R.H., Bronner, G.B., DeBrosse, J.K., Divakaruni, R., Li, Y., Radens, C.J.: Challenges and future directions for the scaling of dynamic random-access memory (DRAM). IBM J. Res. Dev. 46, 187–212 (2002)
2. Nitayama, A., Kohyama, Y., Hieda, K.: Future directions for DRAM memory cell technology. IEDM Tech. Dig. 355–358, (1998)
3. Nesbit, L., Alsmeier, J., Chen, B., DeBrosse, J., Faheyk, P., Gall, M., Gambino, J., Gernhard, S., Ishiuchi, H., Kleinhenz, R., Mandelman, J., Mii, T., Morikado, M., Nitayama, A., Parke, S., Wong, H., Bronner, G.: A 0.6 $$\mu m^2$$ 256 Mb trench DRAM cell with self-aligned buried strap (BEST). IEDM Tech. Dig., 627-630 (1993)
4. Bronner, G., Aochi, H., Gall, M., Gambino, J., Gernhardt, S., Hammerl, E., Ho, H., Iba, J., Ishiuchi, H., Jaso, M., Kleinhenz, R., Mii, T., Narita, M., Nesbit, L., Neumueller, W., Nitayama, A., Ohiwa, T., Parke, S., Ryan, J., Sato, T., Takato, H., Yoshikawa, S.: A fully planarized $$0.25$$$$\mu m$$ CMOS technology for 256 Mbit DRAM and beyond. Symposium on VLSI Technology, 15–16 (1995)
5. Itabashi, K., Tsuboi, S., Nakamura, H., Hashimoto, K., Futoh, W., Fukuda, K., Hanyu, I., Asai, S., Chijimatsu, T., Kawamura, E., Yao, T., Takagi, H., Ohta, Y., Karasawa, T., Iio, H., Onods, M., Inoue, F., Nomura, H., Satoh, Y., Higashimoto, M., Matsumiya, M., Miyabo, T., Ikeda, T., Yamazaki, T., Miyajima, M., Watanabe, K., Kawamura, S., Taguchi, M.: Fully planarized stacked capacitor cell with deep and high aspect ratio contact hole for gigs-bit DRAM. In: Symposium on VLSI Technology 21–22, (1997)