Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Modeling and Simulation,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference28 articles.
1. Kuhn, K.J.: Considerations for ultimate CMOS scaling. IEEE Trans. Electron Devices 59(7), 1813–1828 (2012)
2. Park, J.T., Colinge, J.P.: Multiple-gate SOI MOSFETS: device design guidelines. IEEE Trans. Electron Devices 49(12), 2222–2229 (2002)
3. Mehrotra, S.R., Kim, S., Kubis, T., Povolotskyi, M., Lundstrom, M.S., Klimeck, G.: Engineering nanowire n-MOSFETS at $$l_{g} <8nm$$. IEEE Trans. Electron Devices 60(7), 2171–2177 (2013)
4. Appenzeller, J., Knoch, J., Bjork, M.T., Riel, H., Schmid, H., Riess, W.: Toward nanowire electronics. IEEE Trans. Electron Devices 55(11), 2827–2845 (2008)
5. Li, M., Yeo, K.H., Suk, S.D., Yeoh, Y.Y., Kim, D.-W., Chung, T.Y., Oh, K.S., Lee, W.-S.: Sub-10 nm gate-all-around CMOS nanowire transistors on bulk SI substrate. In: VLSI Technology: Symposium on. IEEE, 2009, pp 94–95 (2009)