Author:
Raleva Katerina,Vasileska Dragica,Goodnick Stephen M.,Dzekov Tomislav
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Modelling and Simulation,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference5 articles.
1. Chau, R., Doyle, B., Doczy, M., Datta, S., Hareland, S., Jin, B., Kavalieros, J., Metz, M.: Silicon nano-transistors and breaking the 10 nm physical gate length barrier. In: Device Research Conference, pp. 123–126, 23–25 June 2003
2. Pop, E., Banerjee, K., Sverdrup, P., Dutton, R., Goodson, K.: Localized heating effects and scaling of sub-0.18 micron CMOS devices. In: IEDM Tech. Dig., p. 679, 2001
3. Chen, G., Shakouri, A.: Trans. ASME 124, 242–252 (2002)
4. Raman, A., Walker, D.G., Fisher, T.S.: Non-equilibrium thermal effects in SOI power transistors. Solid State Electron. 47, 1265–1273 (2003)
5. Vasileska, D., Goodnick, S.M.: Computational Electronics. Morgan & Claypool, San Rafael (2006)
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献