1. ITRS.: International Technology Roadmap for Semiconductors. http://www.itrs.net (2009). Accessed 26 May 2009
2. Auth, C.P., Plummer, J.D.: Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs. IEEE Electron Device Lett. 18(2), 74–76 (1997)
3. Dupré, C., Ernst, T., Arvet, C., Aussenac, F., Deleonibus, S., Ghibaudo, G.: Stacked nanowires ΦFET with independent gates:novel device for ultra-dense low power applications. In: Proc. IEEE Int. SOI Conf. 2007, pp. 95–96. IEEE Press, New York (2007)
4. Weber, O., Faynot, O., Andrieu, F., Buj-Dufournet, C., Allain, F., Scheiblin, P., Foucher, J., Daval, N., Lafond, D., Tosti, L., Brevard, L., Rozeau, O., Fenouillet-Beranger, C., Marin, M., Boeuf, F., Delprat, D., Bourdelle, K., Nguyen, B.-Y., Deleonibus, S.: High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding. In: Proc. Electron Devices Meeting IEDM’08, pp. 1–4. IEEE Press, New York (2008)
5. Oh, S.H., Monore, D., Hergenrother, J.M.: Analytical description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs. IEEE Electron Device Lett. 21(9), 445–447 (2000)