1. Asenov, A., Saini, S.: Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFETs with ultrathin gate oxide, IEEE Trans. Electron Devices 47, 805 (2000)
2. Tuinhout, H.P., Montree, A.H., Schmitz, J., Stolk, P.A.: Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors, IEDM Tech. Dig., 631 (1997)
3. Suresh, P.R., Venugopal, P., Selvam, S.T., Potla, S.: Combined Effect of Grain Boundary Depletion and PolySi/Oxide Interface Depletion on Drain Characteristics of a p-MOSFET, Proc. IEEE Int. Conf. VLSI Design, 156 (1996)
4. Yang, G.-Y., Hur, S.-H., Han, C.-H.: A physical-based analytical turn-on model of polysilicon thin-film transistors for circuit simulation, IEEE Trans. Electron Devices 46, 165 (1999)
5. Perkins, C.M., Triplett, B.B., McIntyre, P.C., Saraswat, K.C., Haukka, S., Tuominen, M.: Electrical and material properties of ZrO2 gate dielectrics grown by atomic layer chemical vapor deposition, Appl. Phys. Lett. 78, 2357 (2001)