Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference31 articles.
1. A.M. Abo, P.R. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid-State Circuits 34, 599–606 (1999)
2. E. Alpman, H. Lakdawala, L.R. Carley, K. Soumyanath, A 1.1 V 50 mW 2.5 GS/s 7 b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS, in IEEE ISSCC Digest. Technical papers (2009), pp. 76–77
3. H. Aminzadeh, MOSFET-only pipelined analogue-to-digital converters: non-linearity compensation by digital calibration. Int. J. Electron. 101, 158–173 (2014)
4. H. Aminzadeh, MOSFET-only two-stage operational amplifiers with Miller compensation: design and fabrication in nano-scale CMOS. J. Circuits Syst. Comput. 22, 135006501–135006513 (2013)
5. H. Aminzadeh, R. Lotfi, K. Mafinezhad, Design of low-power single-stage operational amplifiers based on an optimized settling model. Analog Integr. Circuits Signal Process. 58, 153–160 (2009)
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献