Author:
Purushothaman A.,Parikh Chetan D.
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference26 articles.
1. G. Adomian, Solving Frontier Problems of Physics: The Decomposition Method (Kluwer, Dordrecht, 1994)
2. C. Bamji, M. Borah, An Improved Cost Heuristic for Transistor Sizing, in Proceedings of International Conference on VLSI Design (1998), pp. 534–539
3. M. Blesken, U. Ruckert, D. Steenken, K. Witting, M. Dellnitz, Multiobjective optimization for transistor sizing of CMOS logic standard cells using set oriented numerical techniques, in Proceedings of NORCHIP (2009), pp. 1–4
4. M. Borah, R.M. Owens, M.J. Irwin, Transistor sizing for low power CMOS circuits. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 15, 665–671 (1996)
5. S.P. Boyd, S.-J. Kim, S. Mohan, Geometric programming and its applications to EDA problems, in Design and Test in Europe (DATE) 2005 Tutorial. Available at www.stanford.edu/boyd/date05.html
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献