Author:
Nandal Amita,Vigneswaran T.,Rana Ashwani K.
Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference34 articles.
1. H.M.H. Babu, M.R. Islam, A.R. Chowdhury, S.M.A. Chowdhury, Reversible logic synthesis for minimization of full adder circuit, in Proc. of EuroMicro Symposium on Digital System Design, Sept (2003), pp. 50–54
2. H.M.H. Babu, M.R. Islam, S.M.A. Chowdhury, A.R. Chowdhury, Synthesis of full adder circuit using reversible logic, in Proc. of 17th International Conference on VLSI Design, Jan (2004), pp. 757–760
3. U.M. Baese, Digital Signal Processing with FPGA (Tsinghua University Press, Beijing, 2006), 50
4. C.H. Bennett, Logical reversibility of computation. IBM J. Res. Dev. 17, 525–532 (1973)
5. P.O. Boykin, V.P. Roychowdhury, Reversible fault-tolerant logic, in Proc. of International Conference on Dependable Systems and Networks, June (2005), pp. 444–453
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献