Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference43 articles.
1. G.J. Bala, J.R.P. Perinbam, A Novel low-power $$16 \times 16$$ 16 × 16 content addressable memory using PAL. 18th International Conference on VLSI Design, (2005), p. 791–794. doi: 10.1109/ICVD.2005.27
2. G.J. Bala, J.R.P. Perinbam, Adiabatic memories-a review, Electron Technol. Internet J., 37/38(2005/2006), 2, 1–4, Institute of Electron Technology, Warszawa (2006)
3. M.-C. Chang, Y.-T. Kuo, Design of two-phase adiabatic content addressable memory, Commun. Syst. Information Technol., LNEE 100. Springer-Verlag, Berlin Heidelberg, pp. 577–583 (2011)
4. B.L. Dokić, A review of energy efficient CMOS digital logic. Eng. Technol. Appl. Sci. Res. 3(6), 552–561 (2013)
5. A. Efthymiou, J.D. Garside, A CAM with a mixed serial–parallel comparison for use in low energy caches. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(3), 325–329 (2004)
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献