Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style-Reference-Cited by-同舟云学术

Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style

Published:2006 Issue: Volume: Page:255-269
ISSN:0302-9743
Container-title:Lecture Notes in Computer Science
language:
Short-container-title:

Author:

Suzuki Daisuke,Saeki Minoru

Publisher

Springer Berlin Heidelberg

Link

http://link.springer.com/content/pdf/10.1007/11894063_21.pdf

Reference14 articles.

1. Lecture Notes in Computer Science;P. Kocher,1999

2. Trichina, E.: Combinational Logic Design for AES SubByte Transformation on Masked Data, Cryptology ePrint Archive, 2003/236 (2003)

3. Lecture Notes in Computer Science;S. Mangard,2005

4. Lecture Notes in Computer Science;S. Mangard,2005

5. Suzuki, D., Saeki, M., Ichikawa, T.: Random Switching Logic: A Countermeasure against DPA based on Transition Probability, Cryptology ePrint Archive, Report 2004/346 (2004)

Cited by 46 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Pre-Silicon Physical Design Study Towards Mitigating EMSCA on Cryptographic ICs;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06

2. Securing AES Designs Against Power Analysis Attacks: A Survey;IEEE Internet of Things Journal;2023-08-15

3. FPGA Based Countermeasures against Side Channel Attacks on Block Ciphers;Proceedings of the 28th Asia and South Pacific Design Automation Conference;2023-01-16

4. Hardware Moving Target Defenses against Physical Attacks;Proceedings of the 9th ACM Workshop on Moving Target Defense;2022-11-07

5. A Novel Duplication-Based Countermeasure to Statistical Ineffective Fault Analysis;Computer Architecture and Design Methodologies;2022