A Survey on Cache Timing Channel Attacks for Multicore Processors-Reference-Cited by-同舟云学术

A Survey on Cache Timing Channel Attacks for Multicore Processors

Published:2021-05-19 Issue:2 Volume:5 Page:169-189
ISSN:2509-3428
Container-title:Journal of Hardware and Systems Security
language:en
Short-container-title:J Hardw Syst Secur

Author:

Kaur Jaspinder,Das Shirshendu^ORCID

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Building and Construction

Link

https://link.springer.com/content/pdf/10.1007/s41635-021-00115-3.pdf

Reference134 articles.

1. Percival C (2005) Cache Missing For Fun And Profit. In In Proc. of BSDCan

2. Rijmen V, Daemen J (2001) Advanced Encryption Standard. Federal Information Processing Standards Publications, National Institute of Standards and Technology 19–22

3. Rivest RL, Shamir A, Adleman LA (1978) Method for Obtaining Digital Signatures and Public-key Cryptosystems. Communications of the ACM 21(2):120–126

4. Johnson D, Menezes A, Vanstone S (2001) The elliptic curve digital signature algorithm. International journal of information security 1(1):36–63

5. Acıiçmez O, Koç ÇK (2006) Trace-Driven Cache Attacks on AES (Short Paper). In Information and Communications Security, pp 112–121

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Towards a metrics suite for evaluating cache side-channel vulnerability: Case studies on an open-source RISC-V processor;Computers & Security;2023-12

2. ACPC: Covert Channel Attack on Last Level Cache using Dynamic Cache Partitioning;2023 24th International Symposium on Quality Electronic Design (ISQED);2023-04-05

3. Combating Stealthy Thermal Covert Channel Attack With Its Thermal Signal Transmitted in Direct Sequence Spread Spectrum;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11

4. Evaluation on the Impact of Cache Parameter Selection in Access-Driven Cache Attacks;Electronics;2022-07-27