1. M. R. Chaudhury and K. Mohandram, in: Proc. Conf. on Design, Automation and Test in Europe (DATE’08), Munich (2008), pp. 903–908; https://doi.org/https://doi.org/10.1145/1403375.1403593.
2. A. Sanchez-Clemente, L. Entrena, M. Garsea-Valderas, and C. Lopez-Ongil, in: Proc. 2012 IEEE 18th Int. On-Line Testing Symposium IOLTS, Sitges (2012), pp. 176–181.
3. A. J. Sanchez-Clemente, Transient Error Mitigation by Means of Approximate Logic Circuits, Tesis Doctoral, Universidad Carlos III de Madrid (2017).
4. N. A. Touba and E. J. McCluskey, IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., 16, 783–789 (1997).
5. Vl. V. Saposhnikov, V. V. Saposhnikov, A. Dmitriev, and M. Gössel, in: Proc. 7th Asian Test Symp., Singapore (1998), pp. 296–300.