1. Ashenden, P., Peterson, G., and Teegarden, D., 2002, The System Designer’s Guide to VHDL-AMS, Morgan Kaufmann, ISBN, 1-55860-749-8.
2. Barth, J., et al., 2000, TLP-calibration, correlation, standards, and new techniques, 22
nd
EOS/ESD Symposium, pp. 85–96.
3. Barth, J., and Richner, J, 2001, Correlation considerations, real HBM to TLP, and HBM testers, 23
rd
EOS/ESD Symposium, pp. 453–460.
4. Brennan, C. J., et al, 2004, CDM failure modes in a 130nm ASIC technology, 26
th
EOS/ESD Symposium, pp. 182–186.
5. Brodbeck, T., et al., 1996, Reproducibility of field failures by ESD models: comparison of HBM, socketed CDM, and non-socketed CDM, Microelectron. Reliab, 36(11/12): 1719–17.