Monolithic CMOS Fractional-N Frequency Synthesizer Design for High Spectral Purity-Reference-Cited by-同舟云学术

Monolithic CMOS Fractional-N Frequency Synthesizer Design for High Spectral Purity

Published:2003 Issue: Volume: Page:51-75
ISSN:
Container-title:Analog Circuit Design
language:
Short-container-title:

Author:

De Muer Bram,Steyaert Michiel

Publisher

Springer US

Link

http://link.springer.com/content/pdf/10.1007/0-306-48707-1_3

Reference19 articles.

1. M. Steyaert, J. Janssens, B. De Muer, M. Borrcmans and N. Itoh, “A 2V CMOS cellular transceiver front-end”, IEEE Journal of Solid-State Circuits, vol. 35, n. 12, pp. 1895–1907, December 2000.

2. T. Cho, “A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread Spectrum Digital Cordless Phones”, in ISSCC, Digest of Technical Papers, February 1999.

3. A. Roufougaran et al., “A Single-Chip 900 MHz Spread Spectrum Wireless Transceiver in 1μm CMOS-part II: Receiver Design”, IEEE Journal of Solid-State Circuits, vol. 33, n. 4, pp. 547–555, April 1998.

4. T. Riley, M. Copeland and T. Kwasniewski, “Delta-sigma modulation in fractional-N frequency synthesis”, IEEE Journal of Solid-State Circuits, vol. 28, n. 5, pp. 553–559, May 1993.

5. C. A. Kingsford-Smith, Patent No. 3,928,813, Washington DC: US Patent Office, 1975.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A modular programmable and linear charge pump with low current mismatch;Analog Integrated Circuits and Signal Processing;2023-09-30

2. Loop Design Optimization of Fourth-Order Fractional-N PLL Frequency Synthesizers;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2012

3. Monolithic CMOS Fractional-N Frequency Synthesizer Design for High Spectral Purity;Analog Circuit Design;2003