1. K. Yoshikawa, Y. Sasaki, K. Ichikawa, Y. Saito, M. Nagata, Measurements and co-simulation of on-chip and on-board ac power noise in digital integrated circuits, in Proceedings of 8th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo 2011), pp. 76–81, Nov 2011
2. C. Lochot, J-L. Levant, ICEM: a new standard for EMC of IC definition and examples, in Proceedings of the 2003 IEEE International Symposium on EMC, pp. 892–897, Aug 2003
3. H.H. Park, S.-H. Song, S.-T. Han, T.-S. Jang, J.-H. Jung, H.-B. Park, Estimation of power switching current by chip-package-PCB cosimulatoin. IEEE Trans. Electromagn. Compat. 52(2), 311–319 (2010)
4. T. Steinecke, M. Gokcen, J. Kruppa, P. Ng, N. Vialle, Layout-based chip emission models using RedHawk, in Proceedings of the IEEE EMC Compo (2009)
5. T. Matsuno, D. Kosaka, M. Nagata, Modeling of power noise generation in standard-cell based CMOS digital circuits. IEICE Trans. Fundam. E93-A(2), 440–447 (2010)