Author:
Hatayama Kazumi,Kajihara Seiji,Yoneda Tomokazu,Yamato Yuta,Inoue Michiko,Sato Yasuo,Miura Yukiya,Ohtake Satoshi
Reference40 articles.
1. Y. Sato et al., A circuit failure prediction mechanism (DART) for high field reliability, in Proceedings of the International Conference on ASIC (ASICON’09) (2009), pp. 581–584
2. Y. Sato et al., Circuit failure prediction by field test (DART) with delay-shift measurement mechanism, in Proceedings of Integrated Circuits and Devices in Vietnam (ICDV’10) (2010)
3. Y. Sato et al., DART: dependable VLSI test architecture and its implementation, in Proceedings of the International Test Conference (ITC’12), paper 15.2 (2012)
4. International Technology Roadmap for Semiconductors, 2011 edn. (2011), http://www.itrs2.net/
5. W. Wang et al., Compact modeling and simulation of circuit reliability for 65-nm CMOS technology. IEEE Trans. Device Mater. Reliab. 7(4), 509–517 (2007)