1. D.A. Buchanan, S.-H. Lo, Growth, characterization and the limits of ultra-thin SiO2-based dielectrics for future CMOS applications, in: The Physics and Chemistry of SiO
2
and the Si-SiO
2
interface-3, eds. H.Z. Massoud, E.H. Poindexter, C.R. Helms, (The Electrochemical Society, Pennington, NJ, 1996), pp. 3–14.
2. G.E. Moore, Lithography and the future of Moore’s Law, SPIE
2438, 2–17 (1995).
3. D.A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt, G. Timp, The electronic structure at the atomic scale of ultrathin gate oxides, Nature, 399, 758–761 (1999).
4. S. Tang, R.M. Wallace, A. Seabaugh, and D. King-Smith, Evaluating the minimum thickness of gate oxide on silicon using first-principles method, Appl. Surf. Sci.
135, 137–142 (1998).
5. S.-H. Lo, D.A. Buchanan, Y. Taur, Modeling and characterization of quantization, polysilicon depletion, and direct tunneling effects in MOSFETs with ultrathin oxides, IBM J. Res. Develop.
43(3), 327–337 (1999).