1. Bazzazi A, Eskafi B (2010) Design and implementation of full adder cell with the gdi technique based on 0.18 μ m cmos technology. In: International multiconference of engineers and computer scientists (IMES), vol 2. Citeseer
2. Bui HT, Wang Y, Jiang Y (2002) Design and analysis of low-power 10-transistor full adders using novel xor-xnor gates. IEEE Trans Circ Syst II: Analog and Digit Signal Process 49(1):25–30
3. Chandrakasan AP, Sheng S, Brodersen RW (1992) Low-power cmos digital design. IEICE Trans Electron 75(4):371–382
4. Chang CH, Gu J, Zhang M (2005) A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits. IEEE Trans Very Large Scale Integr (VLSI) Syst 13(6):686–695
5. Chen Z, Xiao Y, Tang M, Xiong Y, Huang J, Li J, Gu X, Zhou Y (2012) Surface-potential-based drain current model for long-channel junctionless double-gate mosfets. IEEE Trans Electron Devices 59(12):3292–3298