Author:
Tripathi Shailendra K.,Tiwari Usha
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Applied Mathematics,Artificial Intelligence,Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Information Systems
Reference25 articles.
1. Ghani T (2009) Challenges and innovations in nano-CMOS transistor scaling. Capturado em: http://download.intel.com/technology/silicon/Neikei_Presentation_2009_Tahir_Ghani.pdf
2. Chong W-K, Ramiah H, Tan G-H, Vitee N, Kanesan J (2014) Design of ultra-low voltage integrated CMOS based LNA and mixer for ZigBee application. AEU-Int J Electron Commun 68(2):138–142
3. Guo J, Datta S, Lundstrom M, Brink M, McEuen P, Javey A, Dai H, Kim H, McIntyre P (2002) Assessment of silicon MOS and carbon nanotube FET performance limits using a general theory of ballistic transistors. In: Electron devices meeting, 2002. IEDM’02. International. IEEE, pp 711–714
4. Banerjee SK, Register LF, Tutuc E, Basu D, Kim S, Reddy D, MacDonald AH (2010) Graphene for CMOS and beyond CMOS applications. Proc IEEE 98(12):2032–2046
5. Shrivastava M, Asra R, Murali KVRM, Pandey RK, Gossner H, Rao VR (2011) A tunnel FET for scaling below 0.6 V with a CMOS-comparable performance. IEEE Trans Electron Devices 58(7):1855–1863
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献