A novel CZP-BC-FLASH ADC using zero phase bubble error robust controller for reliable VLSI circuits-Reference-Cited by-同舟云学术

A novel CZP-BC-FLASH ADC using zero phase bubble error robust controller for reliable VLSI circuits

Published:2021-10-29 Issue: Volume: Page:
ISSN:2511-2104
Container-title:International Journal of Information Technology
language:en
Short-container-title:Int. j. inf. tecnol.

Author:

Kalaiyarasi M.,Saravanan S.,Karunanithi K.,Raja S. P.

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Applied Mathematics,Artificial Intelligence,Computational Theory and Mathematics,Computer Networks and Communications,Computer Science Applications,Information Systems

Link

https://link.springer.com/content/pdf/10.1007/s41870-021-00824-6.pdf

Reference24 articles.

1. Zahrai SA, Onabajo M (2018) Review of analog-to-digital conversion characteristics and design considerations for the creation of power-efficient hybrid data converters. J Power Electron 8(2):2–25

2. Jincheol, Yoo, Kyusun Choi, Jahan Ghaznavi (2003) A 0.07µm CMOS flash analog-to-digital converter for high speed and low voltage application. ACM. GLSVLSI’03, April 28–29, 2003, Washington, DC, USA.

3. SumitKhalapure, R.K. Siddharth, Y.B. Nithin Kumar, M.H. Vasantha (2007) Design of 5-bit flash adc using multiple input standard cell gates for large input swing. IEEE Computer Society Annual Symposium on VLSI, p 585–589

4. Renuka Rajaram Jogdand, Pravin Dakhole, Prachi Palsodkar (2017) Low power flash ADC using multiplexer based encoder. In: International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS). https://doi.org/10.1109/ICIIECS.2017.8276157.

5. Talukder Al-Ahsan, Shamim Sarker Md (2013) A three-bit threshold inverter quantization based CMOS flash ADC. ICAEE 2(3):352–356

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Low-power, high-speed comparator design at 45-nm CMOS for efficient deep learning acceleration;International Journal of Information Technology;2024-07-19

2. Design of Comparator and Binary Amplitude Shift Keying Modulator using CCCII;2024 16th International Conference on Electronics, Computers and Artificial Intelligence (ECAI);2024-06-27

3. Design of Current Mode Low Power Flash ADC Structure for High Speed Circuits;2022 9th International Conference on Computing for Sustainable Global Development (INDIACom);2022-03-23